## FEATURES

- high performance 2D scaling processor with full user independent control of horizontal and vertical scaling factors and pan positions
- support for multiple data formats up to 2048 by 2048 image resolution
- the frame rate is limited by the maximum I/O clock rate of 90 MHz
- inputs support multiplexed YC or separate Y \& C at 8 or 10-bits
- outputs support multiplexed YC or separate Y \& C or separate RGB at 8 or 10-bits
- field merge/separation can be inserted/removed from progressive images using interlaced I/O
- 3:2/2:2 pull-down insertion and extraction
- programmable output matrix with 6dB gain range
- fully programmable colour background generator
- TRS can be inserted on all video output and illegal words removed
- seamless interface to external SDRAM for external image delays
- user configuration through dedicated serial interface
- 3.3V supply
- 352 pin TBGA


## DESCRIPTION

The GF9320 Scaling Processor offers broadcast quality scaling of video images as well as graphic images up to 2048 by 2048 pixel resolution. In addition, it provides for pan, scan and zoom/shrink abilities. A fully programmable output matrix provides for colour difference over-sampling, matrix to RGB conversions, gain and hue controls. The GF9320 offers colour background and output TRS insertion.

In combination with the GF9330 High Performance De-interlacer and the GF9331 Motion Co-processor, the GF9320 offers the ideal format conversion solution for those desiring broadcast quality in a three-chip solution and support for applications up to 1080P60.

## APPLICATIONS

- SDTV $\leftrightarrow$ HDTV format converters
- Aspect ratio converters
- Projection systems
- Plasma displays
- Production equipment, e.g. switches, cameras, telecines
- HD-DVD Players
- DTV set-top box
- Video walls


## ORDERING INFORMATION

| PART NUMBER | PACKAGE | TEMP RANGE |
| :---: | :---: | :---: |
| GF9320-CBW | 352 pin TBGA | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |




Fig. 1 GF9320 Pin Out

PIN DESCRIPTION

| SYMBOL | PIN GRID | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| YIN[9:0] | H1, J4, J3, J2, J1, K2, K1, L4, L3, L2 | I | 10-bit multiplexed signed luminance/signed offset colour difference data input <br> Note - either input must include TRS words |
| CIN[9:0] | L1, M4, M3, M2, M1, N4, N3, N2, N1, P1 | 1 | 10-bit signed offset colour difference data input |
| CK_IN | G2 | I | Input clock <br> Note - equals Y data rate for separate Y and C inputs and is equal to $2 x Y$ data rate for multiplexed $Y C$ input |
| CK_V | G25 | । | Vertical processing clock <br> Note - usually the higher of CK_IN or CK_OUT |
| OUT_CK | J26 | 0 | Output clock timed to clock output data |
| FILM_FR | H2 | 1 | Input film sequence reset |
| OUT_FRST | E1 | 1 | Output frame reset |
| RST | F1 | 1 | Power-on reset |
| SIF_IN | V1 | 1 | Serial interface control data in |
| SIF_OUT | V4 | 0 | Serial interface control data out |
| SIF_CK | V2 | 1 | Serial interface clock |
| SIF_RST | V3 | 1 | Serial interface reset |
| GOUT[9:0] | $\begin{gathered} \text { K25, K26, L23, L24, L25, L26, M23, } \\ \text { M25, M26, N25 } \end{gathered}$ | 0 | 8/10-bit unsigned green data output or <br> 8/10-bit unsigned luminance data output or <br> 8/10-bit multiplexed signed luminance/signed offset colour difference data output |
| BOUT[9:0] | P26, P25, P24, P23, R26, R23, T26, T25, T24, T23 | 0 | 8/10-bit unsigned blue data output or 8/10-bit signed offset (B-Y) data output |
| ROUT[9:0] | U26, U25, V25, V24, V23, W26, W25, W24, W23, Y26 | 0 | 8/10-bit unsigned red data output or 8/10-bit signed offset ( $\mathrm{R}-\mathrm{Y}$ ) data output |
| CK_OUT | AA26 | 1 | Output clock |
| OUT_F | T3 | 0 | Output format frame/field signal |
| OUT_V | T2 | 0 | Output format vertical signal |
| OUT_H | T1 | 0 | Output format horizontal signal |
| DATA_A[19:0] | A15, D14, C14, B14, A14, A13, B13, A12, B12, C12, D12, C11, D11, A10, B10, A9, B9, C9, D9, A8 | 1/0 | Data bus for memory array A |
| DATA_B[19:0] | F25, F24, F23, E26, E25, D26, E23, C26, D24, C25, B26, B25, A26, A25, B24, C23, A24, D22, B23, A23 | 1/0 | Data bus for memory array B |
| DATA_C[19:0] | AE14, AF14, AF13, AE13, AD13, AC13, AF12, AD12, AC12, AF11, AE11, AD11, AC11, AF10, AE10, AF8, AE8, AD8, AC8, AF7 | 1/O | Data bus for memory array C |
| DATA_D[19:0] | AA24, AA23, AB26, AB25, AC26, AC25, AB23, AD26, AC24, AD25, AE26, AF26, AE25, AF25, AE24, AD23, AF24, AC22, AE23, AF23 | 1/O | Data bus for memory array D |

PIN DESCRIPTION [continued]

| SYMBOL | PIN GRID | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| ADDR_A[11:0] | $\begin{gathered} \mathrm{D}, \mathrm{~A} 3, \mathrm{C} 4, \mathrm{~B} 3, \mathrm{~A} 2, \mathrm{~B} 2, \mathrm{~A} 1, \mathrm{~B} 1, \mathrm{C} 2, \\ \mathrm{D} 3, \mathrm{C} 1, \mathrm{E} 4 \end{gathered}$ | 0 | Address bus for memory array A |
| ADDR_B[11:0] | A19, D18, C18, B18, B17, A17, D16, C16, B16, A16, D15, C15 | 0 | Address bus for memory array B |
| ADDR_C[11:0] | AF3, AD4, AE3, AF2, AF1, AE2, AE1, AD2, AC3, AD1, AB4, AC2 | 0 | Address bus for memory array C |
| ADDR_D[11:0] | AC18, AD18, AE18, AF18, AE17, AF17, AC16, AD16, AE16, AF16, AC15, AD15 | 0 | Address bus for memory array D |
| CS_A[3:0] | D6, A5, B5, A4 | 0 | Chip select for memory array A |
| CS_B[3:0] | A22, D21, C21, B21 | 0 | Chip select for memory array B |
| CS_C[3:0] | AE5, AF4, AD5, AE4 | 0 | Chip select for memory array C |
| CS_D[3:0] | AC21, AD21, AE21, AF21 | 0 | Chip select for memory array D |
| RAS_A | C6 | 0 | Row address strobe for memory array A |
| RAS_B | B19 | 0 | Row address strobe for memory array B |
| RAS_C | AD6 | 0 | Row address strobe for memory array C |
| RAS_D | AE19 | 0 | Row address strobe for memory array D |
| CAS_A | B6 | 0 | Column address strobe for memory array A |
| CAS_B | C19 | 0 | Column address strobe for memory array B |
| CAS_C | AC6 | 0 | Column address strobe for memory array C |
| CAS_D | AD19 | 0 | Column address strobe for memory array D |
| WE_A | A6 | 0 | Write enable for memory array A |
| WE_B | D19 | 0 | Write enable for memory array B |
| WE_C | AF5 | 0 | Write enable for memory array C |
| WE_D | AC19 | 0 | Write enable for memory array D |
| CK_A | D8 | 0 | Clock for memory array A |
| CK_B | B20 | 0 | Clock for memory array B |
| CK_C | AF6 | 0 | Clock for memory array C |
| CK_D | AE20 | 0 | Clock for memory array D |
| CKEN_A | B8 | 0 | Clock enable for memory array A |

PIN DESCRIPTION [continued]

| SYMBOL | PIN GRID | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| CKEN_B | A21 | 0 | Clock enable for memory array B |
| CKEN_C | AE7 | 0 | Clock enable for memory array C |
| CKEN_D | AF19 | 0 | Clock enable for memory array D |
| DATAEN_AB | B22 | 0 | Data enable for memory arrays $A$ and $B$ |
| DATAEN_CD | AE22 | 0 | Data enable for memory arrays C and D |
| VDD | K3, C10, A11, P3, C13, U3, C17, Y3, C20, AD3, G3, AD7, AC9, AD10, AD14, AD17, C24, AD20, AF22, AD24, E24, Y24, G24, K24, C5, N24, C3, U24, R25, C7, Y1, Y2 | 1 |  |
| GND | R24, U23, N23, K23, G26, G23, Y23, D25, AC20, AF20, AC17, D23, AC14, <br> AC10, AC7, AC5, AC4, D20, A20, <br> Y4, D17, B15, U4, D13, P4, B11, <br> D10, K4, D7, G4, B4, D4, AC23, C8, <br> H3, J25, AE6, C22, AE12, M24, <br> AD22, G1, AB24, AA25, R1, R2, R3, R4 | 1 |  |
| NC | H26, W2, W3, J23, W4, T4, U1, U2, J24, A7, A18, AA3, AA4, W1, AB1, AB2, F26, AC1, AB3, N26, Y25, F2, V26, F3, P2, B7, D2, AD9, E3, H24, AE9, D1, AF9, E2, AE15, AF15, F4, H23, H25, H4, AA1, AA2 |  | No connection |

## 1. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | CONDITIONS | RATED VALUE | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | -0.5 to +4.6 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{VI}<\mathrm{VDD}+0.5 \mathrm{~V}$ | -0.5 to +4.6 | V |
| Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{VO}<\mathrm{VDD}+0.5 \mathrm{~V}$ | -0.5 to +4.6 | V |
| Output Current | $\mathrm{I}_{\mathrm{O}}$ |  | 40 | mA |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Recommend Operating Conditions

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 3.0 | 3.3 | 3.6 | V |
| High-Level Input <br> Voltage | $\mathrm{V}_{\mathrm{IH}}$ | TTL Interface | 2.0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Low-Level Input <br> Voltage | $\mathrm{V}_{\mathrm{IL}}$ | TTL Interface | 0.0 | - | 0.8 | V |
| Positive Trigger <br> Voltage | $\mathrm{V}_{\mathrm{P}}$ |  | 1.5 | - | 2.7 | V |
| Negative Trigger <br> Voltage | $\mathrm{V}_{\mathrm{N}}$ |  | 0.6 | - | 1.4 | V |
| Hysteresis Voltage | $\mathrm{V}_{\mathrm{H}}$ |  | 1.1 | - | 1.5 | V |
| Input Rise Time | $\mathrm{t}_{\text {ri }}$ | Normal Input | 0 | - | 200 | ns |
| Input Fall Time | $\mathrm{t}_{\mathrm{fi}}$ | Normal Input | 0 | - | 200 | ns |

## DC Characteristics

$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Static Current Consumption | $\mathrm{I}_{\mathrm{DDS}}$ | $\mathrm{VI}=\mathrm{V}_{\mathrm{DD}}$ or GND |  | 10 | 200 | mA |
| Input Leakage Current | $\mathrm{I}_{\mathrm{I}}$ | $\mathrm{VI}=\mathrm{V}_{\mathrm{DD}}$ or GND |  | $\pm 10^{-4}$ | $\pm 10$ | $\mu \mathrm{~A}$ |
| Low-Level Output Current | $\mathrm{I}_{\mathrm{OL}}$ | $\mathrm{VOL}=0.4 \mathrm{~V}$ | 12.0 | - | - | mA |
| High-Level Output Current | $\mathrm{I}_{\mathrm{OH}}$ | $\mathrm{VOH}=2.4 \mathrm{~V}$ | -2.0 | - | - | mA |
| Low-Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}=0 \mathrm{~mA}$ | - | - | 0.1 | V |
| High-Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}=0 \mathrm{~mA}$ | $\mathrm{VDD}-$ <br> 0.1 | - | - | V |
| Off-State Output Current | $\mathrm{I}_{\mathrm{OZ}}$ | $\mathrm{VO}=\mathrm{VDD}$ or GND | - | - | $\pm 10$ | $\mu \mathrm{~A}$ |
| Output Short-Circuit Current | $\mathrm{I}_{\mathrm{OS}}$ | $\mathrm{VO}=\mathrm{GND}$ | - | - | -250 | mA |

## Capacitance

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} ; f=1 \mathrm{Mhz}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\perp}$ |  | 4.0 |  | 6.4 | pF |
| Output Capacitance | $\mathrm{C}_{\circ}$ |  | 4.0 |  | 6.0 | pF |
| I/O Capacitance | $\mathrm{C}_{10}$ |  | 4.0 |  | 6.0 | pF |

## Operating Current

$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Current | I |  |  |  |  |  |
|  |  | CK_IN @ 90 MHz <br> CK_OUT @ 90 MHz <br> CK_V @ 88 MHz |  |  | 9.10 | mA |

AC Characteristics
$\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$


NOTE: * The minimum pulse width is for 64Mb SDRAMs. If 16Mb is used them $10 \mu \mathrm{~s}$ width can be used.

## Output Signal Timing Specifications

| SIGNAL NAME | CLK TO VALID OUTPUT DELAY |  | REFERENCE CLOCK |
| :--- | :--- | :--- | :--- |
|  | Min | Max |  |
| GOUT[9:0] | 0.15 ns | 3 ns | OUT_CK* |
| BOUT[9:0] | 0.15 ns | 3 ns | OUT_CK* |
| ROUT[9:0] | 0.15 ns | 3 ns | OUT_CK* |
|  |  |  |  |
| ADDR_A, RAS_A, CAS_A, <br> WE_A, CKEN_A, DATA_A | 1.25 ns | 6 ns | CK_A |
| ADDR_B, RAS_B, CAS_B, <br> WE_B, CKEN_B, DATA_B | 1.25 ns | 6 ns | CK_B |
| ADDR_C, RAS_C, CAS_C, <br> WE_C, CKEN_C, DATA_C | 1.25 ns | 6 ns | CK_C |
| ADDR_D, RAS_D, CAS_D, <br> WE_D, CKEN_D, DATA_D | 1.25 ns | CK_D |  |

NOTE: * CK_OUT to OUT_CK delay is $1.81(\mathrm{~min}) ; 3.97(\max )$

Clock Frequency

| CLOCK NAME | FREQUENCY |  |
| :--- | :---: | :---: |
|  | Min | Max |
| CK_IN | 1 MHz | 90 MHz |
| CK_V | 1 MHz | 88 MHz |
| CK_OUT | 1 MHz | 90 MHz |
| SIF_CK | - | 90 MHz |

## 2. DEVICE OVERVIEW

A system level block diagram is shown on page 1.
2D scaling is performed by cascading two 1D-scaling filters.

If the number of horizontal input samples is greater than the number of horizontal output samples (i.e. down sampling), then it is advantageous to perform horizontal resizing first. Otherwise, horizontal resizing is performed last. This minimizes the number of operations required and minimizes the intermediate image size. External SDRAMs are used for field/frame buffering and transposing the video data.

In addition, the SDRAMs are used for field merge or separation operations to perform simple frame rate conversions (e.g. $30 \leftrightarrow 60$ and $48 \leftrightarrow 60$ ) for film applications. This minimizes the on chip memory required to perform 2D format conversion and by using commodity SDRAM parts provides a low-cost high-quality format conversion solution.

Dependant upon the conversion mode, the GF9320 has 2 fields/frames of delay.

Input processing, vertical processing, and output processing perform simultaneous operation on 3 fields/ frames of video data.

Input processing is performed on field/frame N, vertical processing is performed on field/frame ( $\mathrm{N}-1$ ) and output processing is performed on field/frame ( $\mathrm{N}-2$ ).

The input processor decodes the input TRS to determine input video timing information. An area of the input video is selected according to the downloaded parameters. The input video is resized horizontally if down sampling is indicated.

The video is passed to picture memory control \#1 and stored in SDRAM. Field/frame ( $\mathrm{N}-1$ ) is read out of picture memory \#1, processed vertically, and stored in picture memory \#2. In order to process the video vertically the read address to picture memory \#1 transposes the video data while the write address to picture memory \#2 transposes the video data back. This transpose operation allows the vertical processing to be done as rows instead of columns.

Field/frame ( $\mathrm{N}-2$ ) is read out of picture memory \#2 and resized horizontally if up sampling is indicated.

The output processor can be selected to perform colour difference over sampling, matrix to RGB, colour background insertion and output TRS insertion.

## 3. SERIAL INTERFACE CONTROL

The serial interface download control parameters are grouped into 5 sets as given in Table 1. All parameters may be downloaded at once or each set can be downloaded individually.

This grouping allows for quick downloading of dynamic parameters (e.g. zoom, pan, gain, etc.) and only requires that the static parameters be downloaded once.

The GF9320 parameters are downloaded using a 3-pin serial interface. The serial interface consists of a clock, data and a reset as shown in Figure 3. The serial interface reset (SIF_RST) is provided to re-synchronise the download operation in the event that it is interrupted.

The GF9320 parameters are downloaded using a 3-pin serial interface. The serial interface consists of a clock, data and a reset as shown in Figure 3. The serial interface reset (SIF_RST) is provided to re-synchronise the download operation in the event that it is interrupted.

TABLE 1: Serial Interface Download Groups

| NAME | CMD ID | $\begin{array}{c}\text { No. OF } \\ \text { BYTES }\end{array}$ | $\begin{array}{c}\text { NUMBER OF } \\ \text { BITS }\end{array}$ | DESCRIPTION |
| :--- | :---: | :---: | :---: | :--- | :--- |$]$ AP[1175:0]

NOTES:
1 The GF9320 download parameters are grouped into 5 sets.
2 Each group will be extended with zeros to make an integer number of bytes. In each group the LSB is sent first. So, for instance, the I/O format parameter group sends 1 zero fo-llowed by the PROC_8_BITS bit followed by the OUT_8_BITS bit. A download of all parameters (CMD ID = 0) sends the word:

AP[1175:0] $=\operatorname{IO}[87: 0]|\operatorname{RS}[151: 0]|$ OD[159:0] | HF[343:0] | VF[431:0]
where "l" represents concatenation
As with all other words the LSB of AP[1175:0] is sent first. The CMD_ID word is listed above in binary form from MSB to LSB. As with all other words the CMD_ID is sent LSB first. So, a download of the dynamic output parameters ( $C M D$ _ID=3) sends 5 zeros followed by 2 ones followed by 1 zero followed by OD0 followed by OD1 followed by OD2....OD159.
Note that all CMD_IDs have 5 zeros as the 5 least significant bits so that each download command starts with 5 zeros.

TABLE 2: Serial Interface Download Parameters

| PARAMETER NAME | No. OF BITS | DESCRIPTION | WORD POSITION | USED BY | TIME FRAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/O FORMAT PARAMETERS | $\begin{gathered} 88 \\ \text { TOTAL } \end{gathered}$ |  |  |  |  |
| INPUT FORMAT PARAMETERS | $\begin{gathered} 7 \\ \text { SUB-TOTAL } \end{gathered}$ |  |  |  |  |
| IN_PROGRESSIVE | 1 | Indicates that the input is progressive <br> 0 - Interlaced <br> 1 - Progressive | IO[87] | INPUT CONTROL | 0 |
| IN_TOP_ACT_FLD | 1 | Used for interlaced formats only. Indicates which field contains the first active line in a frame (i.e. which field is on top) <br> 0 - Field 0 is on top <br> 1 - Field 1 is on top | IO[86] | INPUT CONTROL | 0 |
| IN_TOP_ACT_LONGER | 1 | Used for interlaced formats only. Indicates if the top field is one line longer than the bottom field <br> 0 - Top and Bottom fields contain the same number of active lines <br> 1 - Top field has one more active line | IO[85] | INPUT CONTROL | 0 |
| IN_YC_MUXED | 1 | Indicates if the input bus is one 10-bit bus for muxed Y\&C data <br> 0 - Two 10-bit buses for Y and $\mathrm{C}_{\mathrm{b}} \mathrm{C}_{\mathrm{r}}$ <br> $1-Y \& C$ Muxed data on a 10-bit bus | IO[84] | INPUT CONTROL | 0 |
| IN_FILM_RATE | 2 | Input film frame rate. Used for film inputs only <br> 00 - Input is from film with 3:2 pull-down <br> 01 - Input is from film with 2:2 pull-down <br> 10 - Input is at film rate $(24 / 25 \mathrm{~Hz})$ <br> 11 - Not from film | IO[83:82] | INPUT CONTROL | 0 |
| IN_REFR_LEFT | 1 | This indicates a left memory array refresh is required and normally indicates that the input is from film <br> 0 - No refresh <br> 1 - Refresh | IO[81] | MEMORY CONTROL | 0 |
| MEMORY CONFIGURATION | $\begin{gathered} 14 \\ \text { SUB-TOTAL } \end{gathered}$ |  |  |  |  |
| MEM_CONFIG_LEFT | 2 | Indicates the number of SDRAMs in left bank excluding chips needed for LSBs if necessary (i.e. 8-bit processing) <br> 00-4 chips <br> 01-3 chips <br> 10-2 chips <br> 11-1 chip | IO[80:79] | MEMORY CONTROL | 0 |

TABLE 2：Serial Interface Download Parameters［continued］

| PARAMETER NAME | $\begin{gathered} \text { No. } \\ \text { OF BITS } \end{gathered}$ | DESCRIPTION | WORD POSITION | USED BY | TIME FRAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODE＿16＿LEFT | 1 | Maximum number of left bank SDRAM memory rows used to store a horizontal active line． <br> 0－8 memory rows <br> 1－16 memory rows | IO［78］ | MEMORY CONTROL | 0 |
| MEM＿CONFIG＿RIGHT | 2 | Indicates the number of SDRAMs in right bank excluding chips needed for LSBs if necessary（i．e． 8 bit processing） <br> 00－4 chips <br> 01－3 chips <br> 10－2 chips <br> 11－1 chip | IO［77：76］ | MEMORY CONTROL | 0 |
| MODE＿16＿RIGHT | 1 | Maximum number of right bank SDRAM memory rows used to store a horizontal active line <br> 0－8 memory rows <br> 1－16 memory rows | IO［75］ | MEMORY CONTROL | 0 |
| PIX2READ | 7 | Number of pixels to be pre－read． Vertical processing requires pre－ reading samples so that no hits occur while processing a column of data | IO［74：68］ | MEMORY CONTROL | 0 |
| OUT＿REFR＿RIGHT | 1 | This indicates a right memory array refresh is required and normally indicates that the input is from film <br> 0 －No refresh <br> 1－Refresh | IO［67］ | MEMORY CONTROL | 0 |
|  |  |  |  |  |  |
| STATIC OUTPUT FORMAT PARAMETERS | $\begin{gathered} 67 \\ \text { SUB-TOTAL } \end{gathered}$ |  |  |  |  |
| OUT＿HLEN＿TOT | 12 | The total number of samples per line （e．g．2200） | IO［66：55］ | OUTPUT TIMING | 0 |
| OUT＿VLEN＿TOT | 12 | The total number of output lines in a frame（e．g．1125） | IO［54：43］ | OUTPUT <br> TIMING | 0 |
| OUT＿HLEN＿ACT | 11 | The number of active samples per line minus 1 （e．g． 1919 implies 1920 active samples） | IO［42：32］ | OUTPUT <br> TIMING | 0 |
| OUT＿VLEN＿ACT | 11 | The number of active output lines minus 1 （e．g． 1079 implies 1080 active lines） | IO［31：21］ | OUTPUT <br> TIMING | 0 |
| OUT＿PROGRESSIVE | 1 | Indicates that the output is progressive <br> 0 －Interlaced <br> 1 －Progressive | IO［20］ | OUTPUT <br> TIMING／ INPUT CONTROL | 0 |
| OUT＿TOP＿ACT＿FLD | 1 | Used for interlaced formats only． Indicates which field contains the first active line in a frame（i．e．which field is on top） <br> 0 －Field 0 is on top <br> 1 －Field 1 is on top | IO［19］ | OUTPUT <br> TIMING | 0 |

TABLE 2: Serial Interface Download Parameters [continued]

| PARAMETER NAME | No. OF BITS | DESCRIPTION | WORD POSITION | USED BY | TIME FRAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT_TOP_ACT_LONGER | 1 | Used for interlaced formats only. Indicates if the top field is one line longer than the bottom field <br> 0 - Both fields have the same number of active lines <br> 1 - Top field has one more active line | IO[18] | OUTPUT <br> TIMING | 0 |
| OUT_VACT_POS | 8 | The position of the first active output line relative to the start of the frame. <br> For interlaced inputs this implies field 0 | IO[17:10] | OUTPUT <br> TIMING | 0 |
| OUT_FLD_LONGER | 1 | For interlaced formats only. Indicates which field is longer. Interlaced formats contain an odd number of lines. So one field contains more lines <br> 0 - Field 0 is longer <br> 1 - Field 1 is longer | IO[9] | OUTPUT <br> TIMING | 0 |
| OUT_REF | 1 | 0 - Input TRS <br> 1- Output Reset pin on GF9320 (OUT_FRST) | IO[8] | OUTPUT TIMING | 0 |
| OUT_FILM_RATE | 2 | Output film frame rate 00 - Output has a 3:2 pull-down sequence <br> 01 - Output has a 2:2 pull-down sequence <br> 10 - Output is at a film rate $(24 / 25 \mathrm{~Hz})$ <br> 11 - Output is not to a film rate or sequence | IO[7:6] | OUTPUT <br> TIMING/ INPUT CONTROL | 0 |
| OUT_MODE | 2 | Indicates output port configuration 00-4:4:4 GBR Triple output 01-4:4:4 YC ${ }_{b} C_{r}$ Triple output 10-4:2:2 $\mathrm{YC}_{\mathrm{b}} \mathrm{C}_{\mathrm{r}}$ Muxed single output 11-4:2:2 $\mathrm{YC}_{b} \mathrm{C}_{\mathrm{r}}$ Muxed dual output | IO[5:4] | OUTPUT | 0 |
| OUT_TRS_ON | 1 | Indicates if TRS is inserted into the output <br> 0 - TRS not inserted <br> 1 - TRS inserted | IO[3] | OUTPUT | 0 |
| OUT_8_BITS | 1 | Indicates that the output is rounded to 8 bits <br> 0-10-bit output <br> 1-8-bit output | $\mathrm{IO}[2]$ | OUTPUT | 0 |
| PROC_8_BITS | 1 | Indicates that H\&V processing is rounded to 8-bits <br> 0 - 10-bit processing (Requires LSB memory) <br> 1-8-bit processing | $\mathrm{IO}[1]$ | INT. FILTERS | 0 |
| IO_FILL | 1 | Not used | IO[0] |  |  |

TABLE 2：Serial Interface Download Parameters［continued］

| PARAMETER NAME | No． OF BITS | DESCRIPTION | WORD POSITION | USED BY | TIME FRAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESIZING PARAMETERS | $\begin{gathered} 152 \\ \text { TOTAL } \end{gathered}$ |  |  |  |  |
| H＿PROC＿FIRST | 1 | Indicates horizontal processing is performed first <br> 0 －Horizontal processing last <br> （H＿ZOOM＿RATIO＜524288） <br> 1 －Horizontal processing first <br> （H＿ZOOM＿RATIO＞＝524288） | RS［151］ | GLUE <br> LOGIC <br> （MUX）／ <br> MEM <br> CONTROL | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |
| H＿FLT＿DEC | 1 | Horizontal filter decimate <br> 0 －Non－decimate mode <br> 1 －Decimate mode | RS［150］ | $\begin{gathered} \text { H } \\ \text { CONTROL/ } \\ \text { HBL } \\ \text { FILTER } \end{gathered}$ | $\begin{aligned} & 1 / 3 \\ & 1 / 3 \end{aligned}$ |
| H＿ZOOM＿RATIO | 22 | Horizontal zoom ratio H＿ZOOM＿FACTOR＝H＿ZOOM＿RATIO／ （4096＊128） | RS［149：128］ | H CONTROL | 1／3 |
| IN＿HSTART＿PHASE | 7 | Indicates the starting horizontal phase to be used for resampling | RS［127：121］ | H CONTROL | 1／3 |
| IN＿HSTART | 11 | Indicates the first sample to be used for resampling | RS［120：110］ | INPUT TIMING／H CONTROL／ MEM CONTROL | $\begin{gathered} 1 \\ 1 / 3 \\ 2 \end{gathered}$ |
| IN＿HSTOP | 11 | Indicates the last sample to be used for resampling | RS［109：99］ | INPUT <br> TIMING／H CONTROL <br> MEM CONTROL | $\begin{gathered} 1 \\ 1 / 3 \\ 2 \end{gathered}$ |
| OUT＿HSTART | 11 | Indicates the placement of the first output sample with live data． <br> This value must be even． | RS［98：88］ | OUTPUT TIMING／H CONTROL／ MEM CONTROL | $\begin{gathered} 3 \\ 1 / 3 \\ 2 \end{gathered}$ |
| OUT＿HSTOP | 11 | Indicates the placement of the last output sample with live data． <br> This value must be odd | RS［87：77］ | OUTPUT TIMING／H CONTROL／ MEM CONTROL | $\begin{gathered} 3 \\ 1 / 3 \\ 2 \end{gathered}$ |
| V＿FLT＿DEC | 1 | Vertical filter decimate <br> 0 －Non－decimate mode <br> 1 －Decimate mode | RS［76］ | $\begin{aligned} & \text { VBL } \\ & \text { FILTER } \end{aligned}$ | 2 |
| V＿ZOOM＿RATIO | 22 | Vertical zoom ratio V＿ZOOM＿FACTOR＝V＿ZOOM＿RATIO／ （4096＊128） | RS［75：54］ | V CONTROL | 2 |
| IN＿VSTART＿PHASE | 7 | Indicates the starting vertical phase to be used for resampling | RS［53：47］ | V CONTROL | 2 |
| IN＿VSTART | 11 | Indicates the first line to be used for resampling | RS［46：36］ | INPUT TIMING／V CONTROL | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |

TABLE 2: Serial Interface Download Parameters [continued]

| PARAMETER NAME | No. OF BITS | DESCRIPTION | WORD POSITION | USED BY | TIME FRAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IN_VSTOP | 11 | Indicates the last line to be used for resampling | RS[35:25] | INPUT TIMING/V CONTROL | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ |
| OUT_VSTART | 11 | Indicates the placement of the first output line with live data | RS[24:14] | OUTPUT TIMING/V CONTROL | $\begin{aligned} & 3 \\ & 2 \end{aligned}$ |
| OUT_VSTOP | 11 | Indicates the placement of the last output line with live data | RS[13:3] | OUTPUT TIMING/V CONTROL | $\begin{aligned} & 3 \\ & 2 \end{aligned}$ |
| RS_FILL | 3 | Not Used. | RS[2:0] |  |  |
| DYNAMIC OUTPUT PARAMTERS ${ }^{1}$ | $\begin{gathered} 160 \\ \text { TOTAL } \end{gathered}$ |  |  |  |  |
| MATRIX COEFFICIENTS |  | The matrix coefficient format is $\pm 2.10$ i.e. 1 sign bit, 2 integer bits and 10 fractional bits |  |  |  |
| G1 | 13 | Matrix coefficient $G=G 1^{*} Y+G 2^{*} C_{b}+G 3^{*} C_{r}$ | OD[159:147] | OUTPUT | 1 |
| G2 | 13 | Matrix coefficient $G=G 1^{*} Y+G 2^{*} C_{b}+G 3^{*} C_{r}$ | OD[146:134] | OUTPUT | 1 |
| G3 | 13 | Matrix coefficient. $G=G 1^{*} Y+G 2^{*} C_{b}+G 3^{*} C_{r}$ | OD[133:121] | OUTPUT | 1 |
| B1 | 13 | Matrix coefficient $B=B 1^{*} Y+B 2^{*} C_{b}+B 3^{*} C_{r}$ | OD[120:108] | OUTPUT | 1 |
| B2 | 13 | Matrix coefficient $B=B 1^{*} Y+B 2^{*} C_{b}+B 3^{*} C_{r}$ | OD[107:95] | OUTPUT | 1 |
| B3 | 13 | Matrix coefficient $B=B 1^{*} Y+B 2^{*} C_{b}+B 3^{*} C_{r}$ | OD[94:82] | OUTPUT | 1 |
| R1 | 13 | Matrix coefficient $R=R 1^{*} Y+R 2^{*} C_{b}+R 3^{*} C_{r}$ | OD[81:69] | OUTPUT | 1 |
| R2 | 13 | Matrix coefficient $R=R 1^{*} Y+R 2^{*} C_{b}+R 3^{*} C_{r}$ | OD[68:56] | OUTPUT | 1 |
| R3 | 13 | Matrix coefficient $R=R 1^{*} Y+R 2^{*} C_{b}+R 3^{*} C_{r}$ | OD[55:43] | OUTPUT | 1 |
| BACKGROUND COLOUR |  |  |  |  |  |
| Y_BKGD | 8 | Background colour for $Y$ Unsigned integer | OD[42:35] | OUTPUT | 1 |
| CB_BKGD | 8 | Background colour for $\mathrm{C}_{\mathrm{b}}$ Signed integer | OD[34:27] | OUTPUT | 1 |
| CR_BKGD | 8 | Background colour for $\mathrm{C}_{r}$ Signed integer | OD[26:19] | OUTPUT | 1 |

TABLE 2: Serial Interface Download Parameters [continued]

| PARAMETER NAME | No. OF BITS | DESCRIPTION | WORD POSITION | USED BY | TIME FRAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT TIMING |  |  |  |  |  |
| LINE_ADV | 4 | Line advance with respect to input timing | OD[18:15] | OUTPUT <br> TIMING | $0^{\prime}$ |
| H_POS | 12 | Horizontal position with respect to input timing | OD[14:3] | OUTPUT TIMING | $0^{\prime}$ |
| OD_FILL | 3 | Not Used | OD[2:0] |  |  |
| FILTER COEFFICIENTS | $\begin{gathered} 776 \\ \text { TOTAL } \end{gathered}$ |  |  |  |  |
| HORIZONTAL FILTER | 344 <br> SUB-TOTAL |  |  |  |  |
| H_Y_FLT_COEF <br> HYBANK: <br> 12\|12|11|10|10|9|9|9|9|8|8 = 107 <br> 2 filters * (107 bits) $=214$ | 214 | Horizontal Y Filter coefficients Center Coefficient is $\pm 1.10$ i.e. 1 sign bit, 1 integer bit and 10 fractional bits | HY[343:130] <br> (See Note 2) | H Y FILTER | 1 |
| H_C_FLT_COEF <br> HCBANK: <br> $1211119\|9\| 8\|8\| 8=65$ <br> 2 filters * ( 65 bits) $=130$ | 130 | Horizontal C Filter coefficients Center Coefficient is $\pm 1.10$ i.e. 1 sign bit, 1 integer bit and 10 fractional bits | HY[129:0] <br> (See Note 2) | H C FILTER | 1 |
| VERTICAL FILTER | $\begin{gathered} 432 \\ \text { SUB-TOTAL } \end{gathered}$ |  |  |  |  |
| $\begin{aligned} & \text { V_Y_FLT_COEF } \\ & \text { HYBANK: } \\ & 12\|12\| 11110\|10\| 9\|9\| 9\|9\| 8 \mid 8=107 \\ & 2 \text { filters * }(107 \text { bits })=214 \end{aligned}$ | 214 | Vertical Y Filter coefficients Center Coefficient is $\pm 1.10$ i.e. 1 sign bit, 1 integer bit and 10 fractional bits | VY[431:218] <br> (See Note 3) | V Y FILTER | 1 |
| $\begin{aligned} & \text { V_C_FLT_COEF } \\ & \text { HCBANK: } \\ & 12\|12\| 11110\|10\| 9\|9\| 9\|9\| 8 \mid 8=107 \\ & 2 \text { filters * }(107 \text { bits })=214 \end{aligned}$ | 214 | Vertical C Filter coefficients Center Coefficient is $\pm 1.10$ i.e. 1 sign bit, 1 integer bit and 10 fractional bits | VY[217:4] <br> (See Note 3) | V C FILTER | 1 |
| VYF_FILL | 4 | Not Used | VY[3:0] |  |  |

## NOTES:

1. The resizing parameters, dynamic output parameters, and the filter coefficients are adjustable (dynamic). The I/O Format parameters are static, i.e. once an input and output format is selected the I/O format parameters tend to remain fixed.
2. Horizontal coefficient download format:

HF[343:0] = HYBANK1[106:0] | HYBANKO[106:0] | HCBANK1[64:0] |
HCBANKO[64:0]
2.1 In non-decimate mode (H_FLT_DEC = 0):

HYBANKO contains the coefficients for a 21 -tap symmetric FIR filter and HCBANKO contains the coefficients for a 13 -tap symmetric FIR filter. HYBANK1 and HCBANK1 are not used when H_FLT_DEC is 0 and should contain O's.

HYBANKO[106:0] = HYTO[11:0] | HYT1[11:0] | HYT2[10:0] | HYT3[9:0] | HYT4[9:0] | HYT5[8:0] | HYT6[8:0] | HYT7[8:0] | HYT8[8:0] | HYT9[7:0] | HYT10[7:0]
HYBANK1[106:0] $=0$
HCBANKO[64:0] = НCT0[11:0] | HCT1[10:0] | НСТ2[8:0] | НСТ3[8:0] |
HCT4[7:0] I HCT5[7:0] I HCT6[7:0]
HCBANK1[64:0] $=0$
2.2 In decimate mode (H_FLT_DEC = 1):

HYBANKO and HYBANK1 contain the coefficients for a 41-tap symmetric decimation filter while HCBANKO and HCBANK1 contain the coefficients for a 25 -tap symmetric decimation filter. BANKO's contain the center tap ( $\operatorname{tap} 0$ ) and all odd taps (e.g. 1, 3, 5....) while the BANK1's contain a zero and all even taps (e.g. 2, 4, 6....).

```
HYBANKO[106:0] = HYTO[11:0] | HYT1[11:0] | HYT3[10:0] | HYT5[9:0] |
HYT7[9:0] | HYT9[8:0] | HYT11[8:0] | HYT13[8:0] | HYT15[8:0] |
HYT17[7:0] I HYT19[7:0]
HYBANK1[106:0] = "000000000000" | HYT2[11:0] I HYT4[10:0] |
HYT6[9:0] | HYT8[9:0] | HYT10[8:0] | HYT12[8:0] | HYT14[8:0] |
HYT16[8:0] I HYT18[7:0] I HYT20[7:0]
HCBANKO[64:0] = HCTO[11:0] | HCT1[10:0] | HCT3[8:0] | HCT5[8:0] |
HCT7[7:0] I HCT9[7:0] I HCT11[7:0]
HCBANK1[64:0] = "000000000000" | HCT2[10:0] I HCT4[8:0] |
HCT6[8:0] I HCT8[7:0] I HCT10[7:0] I HCT12[7:0]
Further information on the horizontal filter coefficients is given in FIR Filter Parameters (section 5.2.2).
3. Vertical coefficient download format:
VF[431:0] = VYBANK1[106:0] I VYBANKO[106:0] I VCBANK1[106:0] | VCBANKO[106:0] I "0000"
3.1 In non-decimate mode (V_FLT_DEC = 0):
VYBANKO and VCBANKO both contain the coefficients for a 21-tap symmetric FIR filter. VYBANK1 and VCBANK1 are not used when V_FLT_DEC is 0 and should contain 0 's.
VYBANKO[106:0] = VYTO[11:0] I VYT1[11:0] I VYT2[10:0] I VYT3[9:0] | VYT4[9:0] I VYT5[8:0] I VYT6[8:0] I VYT7[8:0] I VYT8[8:0] | VYT9[7:0] | VYT10[7:0]
VYBANK1[106:0] \(=0\)
VCBANKO[106:0] = VCTO[11:0] | VCT1[11:0] I VCT2[10:0] | VCT3[9:0] | VCT4[9:0] I VCT5[8:0] I VCT6[8:0] I VCT7[8:0] I VCT8[8:0] I VCT9[7:0] | VCT10[7:0]
VCBANK1[106:0] \(=0\)
3.2 In decimate mode (V_FLT_DEC = 1):
VYBANKO and VYBANK1 together contain the coefficients for a 41-tap symmetric decimation filter while VCBANKO and VCBANK1 together also contain the coefficients for a 41-tap symmetric decimation filter. BANKO's contain the center tap (tap 0) and all odd taps (e.g. 1, 3, 5....19) while the BANK1's contain a zero and all even taps (e.g. 2, 4, 6....20).
```

```
VYBANKO[106:0] = VYTO[11:0] | VYT1[11:0] | VYT3[10:0] | VYT5[9:0] |
```

VYBANKO[106:0] = VYTO[11:0] | VYT1[11:0] | VYT3[10:0] | VYT5[9:0] |
VYT7[9:0] I VYT9[8:0] I VYT11[8:0] I VYT13[8:0] I VYT15[8:0] I
VYT7[9:0] I VYT9[8:0] I VYT11[8:0] I VYT13[8:0] I VYT15[8:0] I
VYT17[7:0] I VYT19[7:0]
VYT17[7:0] I VYT19[7:0]
VYBANK1[106:0] = "000000000000" | VYT2[11:0] | VYT4[10:0] |
VYBANK1[106:0] = "000000000000" | VYT2[11:0] | VYT4[10:0] |
VYT6[9:0] I VYT8[9:0] I VYT10[8:0] I VYT12[8:0] I VYT14[8:0] |
VYT6[9:0] I VYT8[9:0] I VYT10[8:0] I VYT12[8:0] I VYT14[8:0] |
VYT16[8:0] I VYT18[7:0] I VYT20[7:0]
VYT16[8:0] I VYT18[7:0] I VYT20[7:0]
VCBANKO[106:0] = VCTO[11:0] I VCT1[11:0] I VCT3[10:0] I VCT5[9:0] I
VCBANKO[106:0] = VCTO[11:0] I VCT1[11:0] I VCT3[10:0] I VCT5[9:0] I
VCT7[9:0] I VCT9[8:0] I VCT11[8:0] I VCT13[8:0] I VCT15[8:0] I
VCT7[9:0] I VCT9[8:0] I VCT11[8:0] I VCT13[8:0] I VCT15[8:0] I
VCT17[7:0] I VCT19[7:0]
VCT17[7:0] I VCT19[7:0]
VCBANK1[106:0] = "000000000000" I VCT2[11:0] I VCT4[10:0] |
VCBANK1[106:0] = "000000000000" I VCT2[11:0] I VCT4[10:0] |
VCT6[9:0] I VCT8[9:0] I VCT10[8:0] I VCT12[8:0] I VCT14[8:0] I
VCT6[9:0] I VCT8[9:0] I VCT10[8:0] I VCT12[8:0] I VCT14[8:0] I
VCT16[8:0] I VCT18[7:0] I VCT20[7:0]

```
VCT16[8:0] I VCT18[7:0] I VCT20[7:0]
```



Fig. 3 Serial Interface Download Signal Specification

## 4. INPUT PROCESSING

The input processor decodes the input TRS from the luminance data input. This provides input video timing information to the GF9320. An area of the input video data is selected for scaling according to the downloaded parameters (i.e. IN_HSTART, IN_HSTOP, IN_VSTART, and IN_VSTOP). This operation is called the windowing operation. Based on the input field/frame timing and the I/O format parameters a memory enable signal is generated by the input controller. This signal controls the field/frame switching of the SDRAM memory controller. Also, a framereset signal is sent to the output controller for use in internal lock mode (OUT_REF=0). The frame reset signal and the field/frame switch point is based on input TRS F-bit in interlaced modes (non-film). Otherwise, (i.e. progressive and all film modes) the frame reset signal and the field/ frame switch point is based on one line after input TRS Vbit. Note that in film modes the frame reset signal and field/ frame switch point vary according the input and output frame rates.

## 5. SCALING PROCESSOR

At the heart of the GF9320 is the scaling processor. It is here where the raw input image selected from the input video is translated into a raw output image of selected size according to user controlled scaling parameters. As described in Section 2, general 2D scaling is performed by cascading two 1D-scaling filters. This section describes both the horizontal and vertical scaling filters. A block diagram of the horizontal resizing filter is shown in Figure 4. A block diagram of the vertical resizing filter is shown Figure 5.


Fig. 4 Horizontal Scaling Filter


Fig. 5 Vertical Scaling Filter

### 5.1 SCALER PROCESSING

General 1D scaling is performed by cascading an FIR filter with an interpolation filter. The FIR filter is needed to band limit the input signal when the output Nyquist frequency is less than the input Nyquist frequency. The interpolation filter is used to resample the input signal to the new output rate.

### 5.1.1 FIR Filter

The purpose of the FIR filters is to band limit or shape the input signal. Each filter is user programmable, with the coefficients derived depending on the required frequency response. The FIR filter can be used in one of two modes:

1. Non-decimate mode
2. Decimate mode

Decimate mode can be used when the output rate is half the input rate. The advantage to using decimate mode is that the number of taps is approximately doubled by using two input clocks to compute one output sample. In nondecimate mode the filter is 21 taps ( 13 for horizontal colour difference due to the 4:2:2 input video structure). In decimate mode the filter is 41 taps ( 25 for horizontal colour difference).

The filter operation is described by:

$$
\begin{aligned}
& H Y_{\circ}(n) \cdot 1024=\left\{\begin{array}{cc}
H Y O_{-} 0 \cdot H Y_{1}(n)+\sum_{k=1}^{k=10} H Y T\langle 2 k-1 \mid k\rangle \cdot\left[H Y_{1}(n-k)+H Y_{1}(n+k)\right] & H_{-} F L T \_D E C=0 \\
H Y T O \_0 \cdot H Y_{1}(n)+\sum_{k=1}^{k=10} H Y T\langle 2 k-1 \mid k\rangle \cdot\left[H Y_{1}(n-2 k+1)+H Y_{1}(n+2 k-1)\right] & \\
& +\sum_{k=1}^{k=10} H Y T\langle 2 k\rangle \cdot\left[H Y Y_{1}(n-2 k)+H Y_{1}(n+2 k)\right] \quad \text { FLT_DEC }=1
\end{array}\right. \\
& \mathrm{HCo}(n) \cdot 1024=\left\{\begin{array}{cc}
\mathrm{HCTO} \_0 \cdot & \mathrm{HC}(n)+\sum_{\mathrm{k}=1}^{\mathrm{k}=6} \mathrm{HCT}\langle 2 \mathrm{k}-1 \mid \mathrm{k}\rangle \cdot[\mathrm{HCl}(n-\mathrm{k})+\mathrm{HC}(n+\mathrm{k})] \quad \\
\mathrm{HCTO} \_0 \cdot \mathrm{HY}(n) & +\sum_{\mathrm{k}=1}^{\mathrm{k}=6} \mathrm{HCT}\langle 2 \mathrm{k}-1 \mid \mathrm{k}\rangle \cdot[\mathrm{HCl}(n-2 \mathrm{k}+1)+\mathrm{HC}(n+2 \mathrm{k}-1)] \\
& +\sum_{\mathrm{k}=1}^{\mathrm{k}=6} \mathrm{HCT}\langle 2 \mathrm{k}) \times[\mathrm{HCl}(n-2 \mathrm{k})+\mathrm{HCl}(n+2 \mathrm{k})]
\end{array} \quad \text { H_FLT_DEC }=1\right. \\
& V Y_{0}(n) \cdot 1024=\left\{\begin{array}{cc}
V Y T O_{-} 0 \cdot V Y_{1}(n)+\sum_{k=1}^{k=10} \mathrm{VYT}\langle 2 k-1 \mid k\rangle \cdot\left[V Y_{1}(n-k)+V Y_{1}(n+k)\right] & V_{-} F L T \_D E C=0 \\
V Y T O_{-} 0 \cdot V Y_{1}(n)+ & \sum_{k=1}^{k=10} V Y T\langle 2 k-1 \mid k\rangle \cdot\left[V Y_{1}(n-2 k+1)+V Y_{1}(n+2 k-1)\right] \\
& +\sum_{k=1}^{k=10} V Y T\langle 2 k\rangle \cdot\left[V Y_{1}(n-2 k)+V Y_{1}(n+2 k)\right]
\end{array} \quad V_{-} F L T_{-} D E C=1\right.
\end{aligned}
$$

where $H Y_{\mid}(n), \mathrm{HC}_{\mid}(\mathrm{n}), \mathrm{VY}_{\mid}(\mathrm{n})$ and $\mathrm{VC}_{\mid}(\mathrm{n})$ are the FIR filter inputs, $\mathrm{HY}_{\mathrm{O}}(\mathrm{n}), \mathrm{HC}_{\mathrm{O}}(\mathrm{n}), \mathrm{VY}_{\mathrm{O}}(\mathrm{n})$ and $\mathrm{VC}_{\mathrm{O}}(\mathrm{n})$ are the FIR filter outputs, HYT, HCT, VYT, and VCT are the filter coefficients as given in Tables 3 and 4, and 1024 is the DC gain of the filter. In non-decimate mode only one bank of coefficients are used (Bank 0), but in decimate mode both banks of coefficients are used (Bank 0 and Bank 1).

### 5.1.2 Interpolation filter

After FIR filtering the video data is passed to the interpolation filter where the rate conversion is performed. The interpolation filter is a polyphase filter that allows the output phase to be adjusted every clock cycle. The interpolation filter contains 128 phases (64 phases for horizontal colour difference). The phase selection allows generation of an output anywhere between two inputs with 1/128 input pixel resolution (1/64 for horizontal colour difference). The scaling control unit takes as input the scaling ratio (input/output), and starting phase (starting position of the first output pixel with respect to the input). With these parameters, the scaling control chooses the
correct phasing sequence for the interpolator, determines which input samples should be held and for how long (up sampling), which interpolator outputs should be discarded (down sampling), and generates the new output.

### 5.2 RESIZING PARAMETERS

In order to understand how to program the GF9320 to perform the necessary conversions an explanation of the window parameters, the zoom parameters and the filter parameters is necessary.


Fig. 6 Input WIndow Definition - Progressive


Fig. 7 Input Window Definition - Interlaced


Fig. 8 Output Window Definition - Progressive


Fig. 9 Output Window Definition - Interlaced

## 5．2．1 Window Parameters

Figures 8 and 9 show how the GF9320 places a window over the input and output active video．This window is selected by using offsets from the active video area （HSTART，HSTOP，VSTART，VSTOP）．Please note that VSTART and VSTOP for interlaced video refers to field based offsets．The windowed portion is referred to as the live video and can cover the entire active video or just a portion of it．The size of the windowed portion is HLIVE by VLIVE pixels where

$$
\begin{aligned}
& \text { HLIVE }=\text { HSTOP }- \text { HSTART }+1 \\
& \text { VLIVE }=\text { VSTOP }- \text { VSTART }+1
\end{aligned}
$$

For interlaced video one field may have one more active line that the other．This means that VLIVE is longer for that field．Also，in interlaced film modes VSTART and VSTOP are still field－based offsets but VLIVE is frame based since the fields are merged and processed as a frame．
The input video window is determined by IN＿HSTART， IN＿HSTOP，IN＿VSTART，and IN＿VSTOP．The size of the input windowed portion is IN＿HLIVE by IN＿VLIVE pixels．

The output video window is determined by OUT＿HSTART， OUT＿HSTOP，OUT＿VSTART，and OUT＿VSTOP．The size of the output windowed portion is OUT＿HLIVE by OUT＿VLIVE pixels．

## 5．2．2 FIR Filter Parameters

The FIR filter shape is programmable by downloading the filter coefficients．The horizontal filter coefficients and download positions are given in Table 3．The vertical filter coefficients are given in Table 4．The overall gain of the FIR filter is 1024，but the range of coefficients is larger to permit implementation of enhancement filters．Note that the coefficients change meaning depending on the filter structure（i．e．if the filter is in decimate mode or not）．The filter structure is determined by the FLT＿DEC parameter．If H＿FLT＿DEC is 1，then the horizontal FIR filter is configured in decimate mode．If H＿FLT＿DEC is 0 ，then the horizontal FIR filter is configured in non－decimate mode．If V ＿FLT＿DEC is 1 ，then the vertical FIR filter is configured in decimate mode．If V＿FLT＿DEC is 0 ，then the vertical FIR filter is configured in non－decimate mode．

TABLE： 3 Horizontal Filter Coefficients

| PARAMETER | No．OF BITS | RANGE | word POSITION |
| :---: | :---: | :---: | :---: |
| twelve＿zeros | 12 | ［0，0］ | HF［343：332］ |
| HYT2 | 12 | ［－2048，2047］ | HF［331：320］ |
| HYT4 | 11 | ［－1024，1023］ | HF［319：309］ |
| HYT6 | 10 | ［－512，511］ | HF［308：299］ |
| HYT8 | 10 | ［－512，511］ | HF［298：289］ |
| HYT10 | 9 | ［－256，255］ | HF［288：280］ |
| HYT12 | 9 | ［－256，255］ | HF［279：271］ |
| HYT14 | 9 | ［－256，255］ | HF［270：262］ |
| HYT16 | 9 | ［－256，255］ | HF［261：253］ |
| HYT18 | 8 | ［－128，127］ | HF［252：245］ |
| HYT20 | 8 | ［－128，127］ | HF［244：237］ |
| HYTO＿0 | 12 | ［－2048，2047］ | HF［236：225］ |
| HYT1＿1 | 12 | ［－2048，2047］ | HF［224：213］ |
| HYT3＿2 | 11 | ［－1024，1023］ | HF［212：202］ |
| HYT5＿3 | 10 | ［－512，511］ | HF［201：192］ |
| HYT7＿4 | 10 | ［－512，511］ | HF［191：182］ |
| HYT9＿5 | 9 | ［－256，255］ | HF［181：173］ |
| HYT11＿6 | 9 | ［－256，255］ | HF［172：164］ |
| HYT13＿7 | 9 | ［－256，255］ | HF［163：155］ |
| HYT15＿8 | 9 | ［－256，255］ | HF［154：146］ |
| HYT17＿9 | 8 | ［－128， 127 ］ | HF［145：138］ |
| HYT19＿10 | 8 | ［－128，127］ | HF［137：130］ |
| twelve＿zeros | 12 | ［0，0］ | HF［129：118］ |
| HCT2 | 11 | ［－1024，1023］ | HF［117：107］ |
| HCT4 | 9 | ［－256，255］ | HF［106：98］ |
| HCT6 | 9 | ［－256，255］ | HF［97：89］ |
| HCT8 | 8 | ［－128，127］ | HF［88：81］ |
| HCT10 | 8 | ［－128， 127 ］ | HF［80：73］ |
| HCT12 | 8 | ［－128，127］ | HF［72：65］ |
| HCTO＿0 | 12 | ［－2048，2047］ | HF［64：53］ |
| HCT1＿1 | 11 | ［－1024，1023］ | HF［52：42］ |
| HCT3＿2 | 9 | ［－256，255］ | HF［41：33］ |
| HCT5＿3 | 9 | ［－256，255］ | HF［32：24］ |
| HCT7＿4 | 8 | ［－128，127］ | HF［23：16］ |
| HCT9＿5 | 8 | ［－128，127］ | HF［15：8］ |
| HCT11＿6 | 8 | ［－128， 127 ］ | HF［7：0］ |

TABLE 4: Vertical Filter Coefficients

| Parameter | Number of Bits | Range | Word Position |
| :---: | :---: | :---: | :---: |
| twelve_zeros | 12 | [0,0] | VF[431:420] |
| VYT2 | 12 | [-2048, 2047] | VF[419:408] |
| VYT4 | 11 | [-1024, 1023] | VF[407:397] |
| VYT6 | 10 | [-512, 511] | VF[396:387] |
| VYT8 | 10 | [-512, 511] | VF[386:377] |
| VYT10 | 9 | [-256, 255] | VF[376:368] |
| VYT12 | 9 | [-256, 255] | VF[367:359] |
| VYT14 | 9 | [-256, 255] | VF[358:350] |
| VYT16 | 9 | [-256, 255] | VF[349:341] |
| VYT18 | 8 | [-128, 127 ] | VF[340:333] |
| VYT20 | 8 | [-128, 127 ] | VF[332:325] |
| VYTO_0 | 12 | [-2048, 2047] | VF[324:313] |
| VYT1_1 | 12 | [-2048, 2047] | VF[312:301] |
| VYT3_2 | 11 | [-1024, 1023] | VF[300:290] |
| VYT5_3 | 10 | [-512, 511] | VF[289:280] |
| VYT7_4 | 10 | [-512, 511] | VF[279:270] |
| VYT9_5 | 9 | [-256, 255] | VF[269:261] |
| VYT11_6 | 9 | [ -256, 255] | VF[260:252] |
| VYT13_7 | 9 | [-256, 255] | VF[251:243] |
| VYT15_8 | 9 | [-256, 255] | VF[242:234] |
| VYT17_9 | 8 | [-128, 127 ] | VF[233:226] |
| VYT19_10 | 8 | [-128, 127 ] | VF[225:218] |
| twelve_zeros | 12 | [0,0] | VF[217:206] |
| VCT2 | 12 | [-2048, 2047] | VF[205: 194] |
| VCT4 | 11 | [-1024, 1023] | VF[193:183] |
| VCT6 | 10 | [-512, 511] | VF[182:173] |
| VCT8 | 10 | [-512, 511] | VF[172:163] |
| VCT10 | 9 | [-256, 255] | VF[162:154] |
| VCT12 | 9 | [-256, 255] | VF[153:145] |
| VCT14 | 9 | [-256, 255] | VF[144:136] |
| VCT16 | 9 | [-256, 255] | VF[135:127] |
| VCT18 | 8 | [-128, 127] | VF[126:119] |
| VCT20 | 8 | [-128, 127] | VF[118:111] |
| VCTO_0 | 12 | [-2048, 2047] | VF[110:99] |
| VCT1_1 | 12 | [-2048, 2047] | VF[98:87] |

TABLE 4: Vertical Filter Coefficients [continued]

| Parameter | Numberof <br> Bits | Range | Word <br> Position |
| :--- | :---: | :---: | :---: |
| VCT3_2 | 11 | $[-1024,1023]$ | VF[86:76] |
| VCT5_3 | 10 | $[-512,511]$ | VF[75:66] |
| VCT7_4 | 10 | $[-512,511]$ | VF[65:56] |
| VCT9_5 | 9 | $[-256,255]$ | VF[55:47] |
| VCT11_6 | 9 | $[-256,255]$ | VF[46:38] |
| VCT13_7 | 9 | $[-256,255]$ | VF[37:29] |
| VCT15_8 | 9 | $[-256,255]$ | $V F[28: 20]$ |
| VCT17_9 | 8 | $[-128,127]$ | $V F[19: 12]$ |
| VCT19_10 | 8 | $[-128,127]$ | $\mathrm{VF}[11: 4]$ |
| fill | 4 | $[0,0]$ | $\mathrm{VF}[3: 0]$ |

## 5．2．3 Zoom Parameters

The zoom parameters（IN＿HSTART＿PHASE，IN＿VSTART＿PHASE， H＿ZOOM＿RATIO，and V＿ZOOM＿RATIO）specify the precise con－ version from the input live video to the output live video． IN＿HSTART＿PHASE and IN＿VSTART＿PHASE allows for starting the interpolator with sub－pixel accuracy．This allows for maintaining the true center of picture when zooming and panning．The zoom ratio is approximately

$$
\begin{aligned}
& \text { H_ZOOM_RATIO } \approx \begin{cases}\frac{\mathrm{IN} \text { IHLIVE } \cdot 524288}{\text { OUT_HLIVE }} & \text { H_FLT_DEC }=0 \\
\text { IN_HLIVE } 524288 \cdot 2 \\
\text { OUT_HLIVE } & \text { H_FLT_DEC }=1\end{cases} \\
& \text { V_ZOOM_RAT IO } \approx \begin{cases}\frac{\mathrm{IN} \text { IVLIVE } \cdot 524288}{\text { OUT_VLIVE }} & \text { V_FLT_DEC }=0 \\
\frac{\text { IN_VLIVE } \cdot 524288 \cdot 2}{\text { OUT_VLIVE }} & \text { V_FLT_DEC }=1\end{cases}
\end{aligned}
$$

The above equations hold only approximately because the zoom ratio must be adjusted to maintain the true center of picture．

## 5．3 DYNAMIC ZOOM AND PAN CONSIDERATIONS

The GF9320 is designed to perform frame accurate zooming and panning．Some of the downloaded zoom and pan parameters are used by multiple blocks within the GF9320．These blocks operate on the video data at different time frames．For instance，the input control block operates on the video data on frame／field（ $N$ ）while the vertical scaling block operates on the video data on frame／ field（N－1）．Both these blocks need the IN＿VSTART parameter．So，the IN＿VSTART parameter must be used by the scaling block one field／frame later than the input block． Registering the IN＿VSTART parameter on the field／frame boundary before the scaling block uses it does this．

While most dynamic zoom and pan situations are taken care of automatically by the GF9320，some dynamic zoom and pan conditions require special downloading．

## 5．3．1 HPROC＿FIRST Switching

The H＿PROC＿FIRST download bit is special because it actually changes the configuration of the GF9320．In particular，changing the H＿PROC＿FIRST bit from 1 to 0 makes the horizontal filter switch from operating on field／ frame（ N ）to operating on field／frame（ $\mathrm{N}-2$ ）and vice versa． Note that changing the H＿PROC＿FIRST bit from 1 to 0 is changing from down sampling to up sampling．In order to handle this special case smoothly，a 1：1 horizontal zoom factor must be downloaded．

The recommended sequence for switching from H＿PROC＿FIRST equal to 1 to 0 （i．e．down sampling to up sampling）is：

1．Keep H＿PROC＿FIRST equal to 1 and download H＿ZOOM＿RATIO equal to 524，288（down sampling）．

2．Wait at least 2 frames／fields．
3．Change H＿PROC＿FIRST to 0 and download H＿ZOOM＿RATIO equal to 524，287（up sampling）．

4．Change to the desired H＿ZOOM＿RATIO．
The recommended sequence for switching from H＿PROC＿FIRST equal to 0 to 1 （i．e．up sampling to down sampling）is：

1．Keep H＿PROC＿FIRST equal to 0 and download a H＿ZOOM＿RATIO equal to 524，287（up sampling）．

2．Change H＿PROC＿FIRST to 1 and download H＿ZOOM＿RATIO equal to 524，288（down sampling）．

3．Change to the desired H＿ZOOM＿RATIO．

## 5．3．2 V＿FLT＿DEC Switching

The vertical filter operates on field／frame（ $\mathrm{N}-1$ ），but the vertical filter coefficients operate on field／frame（N）．When the V＿FLT＿DEC is switched from 0 to 1 or vice versa，the vertical filter coefficients must be delayed by one field／ frame so that they operate on the same time frame．This is necessary because the filter coefficients are used differently in decimation mode and a non－decimation filter would be used in decimation mode and vice versa．This would most directly affect the DC gain of the filter that may be perceived as a brightness change in the output video． The horizontal coefficients do not need to be delayed when switching H＿FLT＿DEC because the horizontal filter and the horizontal coefficients operate on the same frame／field（ N ）． Even though H＿FLT＿DEC is switched，down sampling （H＿PROC＿FIRST＝1）is indicated．Delaying the vertical filter coefficients may not be necessary depending on the application．

## 5．3．3 Pseudo Synchronous Film Mode Conversions

This section applies to any film mode conversion when the input frame rate or the output film rate is $3: 2$ pull－down，but the input rate is not（i．e． $48 \rightarrow 60,24 \rightarrow 60$ ）．In these cases the zoom and pan update rate is restricted to every other film frame as shown in Figure 10 and Figure 11．This is because the output circuit must be updated on an output field／frame boundary．

IN_FILM_RATE=2


Do not download in the shaded regions ( $O E \_A B=1$ ). If the $G F 9320$ is downloaded in the shaded region, the output circuit will be updated in the middle of an output field/frame and will cause one field/ frame of the output to be invalid

Fig. 10 24/24/60 Download Restrictions


Do not download in the shaded regions (OE_AB=1). If the GF9320 is downloaded in the shaded region, the output circuit will be updated in the middle of an output field/frame and will cause one field/ frame of the output to be invalid

Fig. 11 48/24/60 Download Restrictions

## 6．SDRAM MEMORY INTERFACE

## 6．1 MEMORY INTERFACE DESCRIPTION

To achieve high quality scaling of images in two dimensions，separate processing has to be done in the horizontal and vertical dimensions using one dimensional filter banks．Hence，the input image has to be transposed before and after vertical processing and uses SDRAMs to achieve real－time transposition of digital video images using high quality filters．

The SDRAM controller within the GF9320 acts as the master controller of the memory arrays．To perform a transpose operation the memory controller writes the entire image from one field into the image buffer and then reads it out during the next field．Further，during film mode processing， the controller can put two consecutive image fields together and read them out in the next frame as a single progressive frame．The latter technique is used for processing film material with 3：2 pull－down．We can also separate even and odd fields from a progressive frame to create film material with $3: 2$ pull－down．The memory organization for transpos－ ing images at high data rates is shown in Figure 12.


Fig． 12 Memory Interface
The memory organization consists of four arrays of memories communicating with the GF9320．Each array can contain anywhere between one to five SDRAMs based on format conversion mode．To achieve high bandwidth，the memory arrays are arranged in an interleaved fashion．That is，when one field in written into memory array $A$ ，the other field will be read out of memory array $B$ ．The sequence of read／write operations that takes place in non－film applications is shown in Figure 13.


Fig. 13 Timing Diagram of Data between GF9320 and SDRAMs

The data from an odd field is written into memory array A during Field3. At the same time data from the previous (even) field will be read out as a transposed image from memory array B. The horizontal rows of data read out from memory array B will then be processed (vertical processing) within the GF9320 and written into memory array D. Simultaneously, the vertically processed image data from two fields back which was written into memory array C will be read out. When the image is read out from memory array C, it went through another image transposition so that the image is back to its original orientation. Effectively, there is a two field/frame delay when we are processing non-film material is processed.

The GF9320 experiences significantly more processing time in the vertical processing section due to the bandwidth limitations of the SDRAMs. For some conversions the processing time might exceed the available time. This condition can be circumvented by either increasing the number of memories in the array or by increasing the processing clock rate.

If the system is already running at its full capacity in terms of memories and processing clock rate, then the GF9320 cannot handle the specified conversion. This condition (vertical processing time greater than available time) occurs because of the bandwidth limitations of SDRAM.


Fig. 14 Architecture of Memory Array with four $1 \mathrm{Mx16}$ and one 4 Mx 4 SDRAMs

During vertical processing, the GF9320 pre-reads (number of pixels $=$ pix2read) into its internal FIFO, before the beginning of every scan line so that it can supply the pixels from the FIFO into the one-dimensional filter in an uninterrupted way. The number of pixels to be pre-read is chosen based on several I/O parameters so that it is high enough to supply data continuously to the filter but low enough to complete the vertical processing in the available time.

80Mbits or $5 \times 16$ Mbit SDRAMs are required to store $2048 \times$ $2048 \times 20$ bits (maximum image size). The memory array has a 20-bit data bus path, supported by blocks of four $1 \mathrm{M} \times 16$ SDRAMs and one $4 \mathrm{M} \times 4$ used in parallel, sharing a
common address/control bus. $1 \mathrm{Mx} \times 16$ SDRAMs store the upper significant bits of luminance $\mathrm{Y}[10: 2]$ and colour difference $\mathrm{C}[10: 2]$. $4 \mathrm{M} \times 4$ SDRAM stores the lower significant bits $\mathrm{Y}[1: 0]$ and $\mathrm{C}[1: 0]$.

All elements in the array can be simultaneously selected for command execution by activating the chip select signals or commands can be directed to a particular element in the array by activating the chip select signal for that element and deactivating the chip select signal for the others. Figure 15 shows the pin connections required for 64M SDRAMs within a memory array. The number of memories for a given format conversion remains the same independent of memory ( 16 M or 64 M ) being used.


Fig. 15 Architecture of Memory Array with Four 4Mx16 and One 16Mx4 SDRAMs

To reduce system cost, the memory array architecture is made scalable. That is, when transposing smaller image sizes or when processing 8-bit images, a lesser number of SDRAMs per memory array are required.

Table 5 shows the memory requirements for various format conversions. Figure 16 shows the memory array architecture when the number of SDRAMs is reduced to 2 SDRAMS and one SDRAM (8 bit processing) per memory array.

TABLE 5: Minimum SDRAM Configurations for Mode 8 (default model)

| IMAGE WIDTH (max) x max (Input Image Height, Output Image Height) ${ }^{1}$ | NUMBER OF SDRAMS REQUIRED / BANK <br> (2 banks per transpose) |  | $\begin{gathered} \text { DOWNLOAD } \\ \text { PARAMETERS } \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [Y, C] 10-bits | [Y, C] 8-bits | MDL ${ }^{2}$ | $\mathrm{MCL}^{3}$ | MDR ${ }^{4}$ | $M C R^{5}$ |
| $2048 \times 2048$ | $4(1 \mathrm{M} \times 16)$ and $1(4 \mathrm{M} \times 4)$ | 4 (1Mx16) | 0 | 00 | 0 | 00 |
| $2048 \times 1536$ | 3 (1Mx16) and $1(4 \mathrm{M} \times 4)$ | 3 (1Mx16) | 0 | 01 | 0 | 01 |
| $2048 \times 1024$ | $2(1 \mathrm{M} \times 16)$ and $1(4 \mathrm{M} \times 4)$ | $2(1 \mathrm{Mx16})$ | 0 | 10 | 0 | 10 |
| $2048 \times 512$ | $1(1 \mathrm{M} \times 16)$ and $1(4 \mathrm{M} \times 4)$ | $1(1 \mathrm{Mx16})$ | 0 | 11 | 0 | 11 |

NOTES:

1. $\max (\mathrm{a}, \mathrm{b})=\mathrm{a}$ when $\mathrm{a}>=\mathrm{b}$, else b when $\mathrm{a}<\mathrm{b}$.
2. MDL stands for the parameter MODE_16_LEFT
3. MCL stands for the parameter MEM_CONFIG_LEFT
4. MDR stands for the parameter MODE_16_RIGHT
5. MCR stands for the parameter MEM_CONFIG_RIGHT

a) Two SDRAMs per Array one for MSB and for LSB

b) One SDRAMs per Array one for 8 bit proccessing --LSB are pulled down with 1 K resistor to ground

Fig. 16 Architecture of Memory Array with Lesser Number of SDRAMs per Array

### 6.3 SDRAM SPECIFICATIONS

The speed grade of the SDRAM is chosen depending on the processing clock frequency. For example, if the processing clock is running at 74.25 MHz , SDRAM with a speed grade of -10 or 100 MHz should be selected.

### 6.4 SPECIAL PROCESSING

### 6.4.1 Model 16

To further decrease the memory requirements at the expense of processing time an additional mode is available. Table 6 summarizes the memory requirements for various format conversions in this mode.

### 6.5 FILM PROCESSING

During film processing the GF9320 uses the external signals FILM_FR and OUT_FRST to encode or decipher the 3:2 pull-down sequence. The timing of these signals for different modes (film and non-film) is shown in Figure 17 through Figure 42. When the input video is from a film material with $3: 2$ pull-down, the GF9320 processes the image vertically after combining the even and odd fields to achieve better quality resizing. Duplicate fields in the input sequence are rejected by not writing into the memory. Note that in film modes memory switching does not occur at every field/frame boundary. It depends on the input and output film formats. For example, when the input is video with $3: 2$ pull-down, the left array of memories switch only

TABLE 6: Minimum SDRAM Configurations for Mode 16

| IMAGE WIDTH (max) x max <br> (Input Image Height, Output Image <br> Height) | NUMBER OF SDRAMS REQUIRED / BANK <br> (2 banks per transpose) |  | DOWNLOAD <br> PARAMETERS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $1024 \times 2048$ | [Y, C] 10-bits | $[Y$, C] 8-bits | MDL $^{2}$ | $M C L^{3}$ | MDR $^{4}$ | MCR $^{5}$ |
| $1024 \times 1024$ | $2(1 \mathrm{M} \times 16)$ and 1 <br> $(4 \mathrm{M} \times 4)$ | $2(1 \mathrm{M} \times 16)$ | 1 | 10 | 1 | 10 |
|  | $1(1 \mathrm{M} \times 16)$ and 1 <br> $(4 \mathrm{M} \times 4)$ | $1(1 \mathrm{M} \times 16)$ | 1 | 11 | 1 | 11 |

NOTES:

1. $\max (\mathrm{a}, \mathrm{b})=\mathrm{a}$ when $\mathrm{a}>=\mathrm{b}$, else b when $\mathrm{a}<\mathrm{b}$.
2. MDL stands for the parameter MODE_16_LEFT
3. MCL stands for the parameter MEM_CONFIG_LEFT
4. MDR stands for the parameter MODE_16_RIGHT
5. MCR stands for the parameter MEM_CONFIG_RIGHT
after even and odd fields have been put together. The switching point is shown in the timing diagram by $O E_{-} A B$ and OE_CD signals that are, respectively, the output enable signals for left and right arrays. The GF9320 achieves 3:2 pull-down at the output by separately reading out the even and odd fields.

The film sequences shown in Figure 17 through Figure 42 are not the only film frame sequences that the GF9320 can generate. Other input/output film sequences are possible. The input control uses the rising edge of FILM_FR to set the input film sequence and the film frame reset sent to the output controller. The first TRS V-bit after the rising edge of FILM_FR marks the beginning of a $3: 2$ (starting with 3) or 2:2 film sequences. The falling edge of FILM_FR is only used in $48 \rightarrow 60$ (IN_FILM_RATE $=1$ and OUT_FILM_RATE=3) and $24 \rightarrow 60$ (IN_FILM_RATE=2 and OUT_FILM_RATE=3) applications. In these applications it sets the output $3: 2$ film sequence (starting with the 3). The FILM_FR reset should be chosen based on the desired film application.

During film processing there is a possibility that for some conversions the GF9320 could violate the refresh period (64 ms ) of the SDRAM. If a violation is found (IN_REFR_LEFT or OUT_REFR_RIGHT = '1'), then the appropriate (left/right) refresh bit should be activated in the download stream of parameters to the GF9320. Alternatively, Table 7 can be used to determine which input and output formats require refresh bits to be active.
Table 7: Input and Output Formats Requiring Refresh

| INPUT FORMAT <br> IN_REFR_LEFT=1 | OUTPUT FORMAT <br> OUT_REFR_RIGHT $=1$ |
| :--- | :---: |
| $24 \mathrm{P} / 25 \mathrm{P}$ | $24 \mathrm{P} / 25 \mathrm{P}$ |
| $48 \mathrm{P} / 50 \mathrm{P}$ |  |
| $601 / 60 \mathrm{P}$ with 3:2 pull-down |  |

### 6.6 PROCESSING DELAY

Processing delay for video through the GF9320 depends on the conversion. Table 8 shows the processing delay for different film and non-film modes.

Table 8: Processing Delay for Various Conversions

| CONVERSION | DELAY (input frames/fields) |
| :---: | :---: |
| [frame/field modes -60 Hz V processing rate] <br> Note: All other frame rates are identical with appropriate time scaling |  |
| $601 \rightarrow 601$ | 1/30 seconds ( 2 fields) |
| 601 $\rightarrow$ 60P | 1/30 seconds (2 fields) |
| $60 \mathrm{P} \rightarrow 601$ | 1/30 seconds (2 frames) |
| $60 \mathrm{P} \rightarrow$ 60P | 1/30 seconds (2 frames) |
| [2:2 modes $-30 \mathrm{~Hz} V$ processing rate] |  |
| 601 $\rightarrow$ 30P | 1/15 seconds (4 fields) |
| 60P $\rightarrow 30 \mathrm{P}$ | 1/15 seconds (4 frames) |
| $30 \mathrm{P} \rightarrow 601$ | 1/15 seconds (2 frames) |
| $30 \mathrm{P} \rightarrow$ 60P | 1/15 seconds (2 frames) |
| $60 \mathrm{I} \rightarrow 60 \mathrm{I}$ | 1/15 seconds (4 fields) |
| $601 \rightarrow 60 \mathrm{P}$ | 1/15 seconds (4 fields) |
| [3:2 modes - 24 Hz V processing rate] |  |
| $60 \mathrm{I} \rightarrow 60 \mathrm{I}$ | 1/10-1/12sec (5-6 fields) |
| 60i $\rightarrow$ 60p | 1/10-1/12sec (5-6 fields) |

Table 8: Processing Delay for Various Conversions

| CONVERSION | DELAY (input frames/fields) |
| :--- | :--- |
| $60 \mathrm{I} \rightarrow 24 \mathrm{P}$ | $3 / 40-1 / 12 \sec (4.5-5$ fields) |
| $60 \mathrm{I} \rightarrow 48 \mathrm{I}$ | $3 / 40-1 / 12 \mathrm{sec}(4.5-5$ fields) |
| $60 \mathrm{P} \rightarrow 24 \mathrm{P}$ | $3 / 40-1 / 12 \sec (4.5-5$ fields) |
| $60 \mathrm{P} \rightarrow 48 \mathrm{I}$ | $3 / 40-1 / 12 \sec (4.5-5$ fields) |
| $48 \mathrm{I} \rightarrow 60 \mathrm{I}$ | $3 / 40-1 / 12 \sec (3.6-4$ fields) |
| $48 \mathrm{I} \rightarrow 60 \mathrm{P}$ | $3 / 40-1 / 12 \sec (3.6-4$ fields) |
| $24 \mathrm{P} \rightarrow 60 \mathrm{I}$ | $3 / 40-1 / 12 \sec (1.8-2$ frames) |
| $24 \mathrm{P} \rightarrow 60 \mathrm{P}$ | $3 / 40-1 / 12 \sec (1.8-2$ frames) |

INPUT PROCESSING:


VERTICAL PROCESSING:


OUTPUT PROCESSING:
FIELD/FRAME
PULSE


OUT_FR_RST

VIDEO SEQUENCE


Fig. 17 60/6060/ Processing
IN_FILM_RATE=0
60I/24P/48|
OUT_FILM_RATE=1
IN_PROGRESSIVE=0 OUT_PROGRESSIVE=0

INPUT PROCESSING:



VERTICAL PROCESSING


OUTPUT PROCESSING:


Fig. 18 60I/24P/48I Processing


INPUT PROCESSING:


OUTPUT PROCESSING:


Fig. 20 60I/24P/24P Processing


OUTPUT PROCESSING:

** Film sequence is not maintained in the output
Fig. 21 60P/24P/601 Processing


Fig. 22 60I/24/60I Processing


OUTPUT PROCESSING:


Fig. 23 60I/24P/48P Processing

OUT FILM RATE=1 IN_PROGRESSIVE=1
INPUT PROCESSING:


OUTPUT PROCESSING:


Fig. 24 60P/24P/48P Processing


OUTPUT PROCESSING:


Fig. 25 60P/24P/48I Processing


Fig. 26 60P/24P/60P Processing


OUTPUT PROCESSING:

*** Film sequence at the output is same as the input. (OUT_REF = 1)
Fig. 27 60P/24P/60I (OUT_REF = 1) Processing



OUTPUT PROCESSING:


Fig. 29 60I/24P/60P Processing


Fig. 30 481/24P/601 Processing


OUTPUT PROCESSING:


Fig. 31 48P/24P/60I Processing

INPUT PROCESSING:


OUTPUT PROCESSING:


Fig. 32 48P/24P/60P Processing
IN FILM_RATE=1 48I/24P/60P OUT_FILM_RATE=0 IN_PROGRESSIVE=0
INPUT PROCESSING:


OUTPUT PROCESSING:


Fig. 33 48I/24P/60P Processing


OUTPUT PROCESSING:


Fig. 34 48I/24P/48I Processing


OUTPUT PROCESSING:


Fig. 35 48I/24P/24P Processing


OUTPUT PROCESSING:


Fig. 36 24P/24P/601 Processing


OUTPUT PROCESSING:


Fig. 37 48I/24P/24P Processing


Fig. 38 24P/24P/60I Processing

IN_FILM_RATE=2
24P/24P/48
IN_PROGRESSIVE=1
INPUT PROCESSING:


OUTPUT PROCESSING:


OUT_FRST


Fig. 39 24P/24P/48I Processing

INPUT PROCESSING:


OE_CD


OUTPUT PROCESSING:


Fig. 40 24P/24P/24P Processing


INPUT PROCESSING:


OUTPUT PROCESSING:


Fig. 41 24P/24P/60P Processing

INPUT PROCESSING:


OUTPUT PROCESSING:


Fig. 42 24P/24P/48P Processing

### 6.7 Pin Descriptions

The GF9320 uses the transpose memory bus interface signals to communicate with external memory (SDRAMs). The GF9320 is the master device on the bus interface and it controls the timing of the address and data flow. Each signal in the bus interface is described as follows:

### 6.7.1 Address Bus

- ADDR_A[11:0], ADDR_B[11:0], ADDR_C[11:0], ADDR_D[11:0]
The address bus is shared by all the memories in the array. The address bus bit ADDR_A11 (Bank Select) selects which bank is to be active in memory array. ADDR_A11 low selects bank A and ADDR_A11 high selects bank $B$ within the memory. During a bank activate command cycle, ADDR_A[10:0] defines the row address when sampled at the rising clock edge. During a read/write cycle, ADDR_A[9:0] defines the column address when sampled at the rising clock edge. In addition to the column address ADDR_A10 is used to invoke auto-precharge operation.

Similarly, ADDR_B[11:0], ADDR_C[11:0], ADDR_D[11:0] form the address bus of memory arrays $B, C$ and $D$ respectively.

### 5.7.2 Data Bus

- DATA_A[19:0], DATA_B[19:0], DATA_C[19:0], DATA_D[19:0]
The data bus is bi-directional. Valid data is driven on the data bus by the GF9320 during write cycle, which is accepted back by the GF9320 during the read cycles. These cycles involve transfers of bursts of data between the SDRAM core and registers of GF9320. Luminance data $Y$ [9:2] are available on DATA_A/B/C/D[19:12] while least significant bits $\mathrm{Y}[1: 0]$ are available on DATA_A/B/ $\mathrm{C} / \mathrm{D}[3: 2]$. Colour difference data $\mathrm{C}[9: 2]$ are available on DATA_A/B/C/D[11:4] while least significant bits C[1:0] are available on DATA_A/B/C/D[1:0].


### 6.7.3 Command Bus

- [RAS_A, CAS_A, WE_A], [RAS_B, CAS_B, WE_B], [RAS_C, CAS_C, WE_C], [RAS_D, CAS_D, WE_D]
These bus signals are asserted by the GF9320 when commands have to be executed on the SDRAM memory array A. Similarly, [RAS_B, CAS_B, WE_B], [RAS_C, CAS_C, WE_C] and [RAS_D, CAS_D, WE_D] are asserted to execute commands on memory array $\mathrm{B}, \mathrm{C}$ and $D$ respectively. These signals are considered valid only if the respective CS pin is low during the active edge of the clock.
- CKEN_A, CKEN_B, CKEN_C, CKEN_D

CKEN_A, CKEN_B, CKEN_C and CKEN_D are used to drive memory arrays $A, B, C$ and $D$ respectively. CKEN input suspends data (i.e. read data remains valid and write data is inhibited) during an active read or write.

The GF9320 activates CKEN_A and CKEN_B signals during field/frame write cycle to drop pixels. CKEN_C and CKEN_D are activated during field/frame read cycle to hold pixel values. These signals are considered valid only if the respective CS pin is low during the active edge of the clock.

- CS_A[3:0], CS_B[3:0], CS_C[3:0], CS_D[3:0]

The CS_A[3:0] signals from the GF9320 allows selection of individual or multiple SDRAMs within the memory array $A$. The appropriate SDRAM(s) is selected when the respective CS_A[3:0] pin is active low on the rising edge of clock. CS_B[3:0], CS_C[3:0] and CS_D[3:0] select SDRAMs within memory arrays $B, C$ and $D$ respectively.

- DATAEN_AB, DATAEN_CD

These signals are driven by the GF9320 only during startup to prevent data contention. When sampled high, it places the data bus buffers within the SDRAM in a high impedance state. After successful initialization, DATAEN_AB and DATAEN_CD stay low until the next power-up reset. DATAEN_AB is shared by memories in banks A and B, while DATAEN_CD is shared by memories in banks C and D .

- CK_A, CK_B, CK_C, CK_D

CK_A, CK_B, CK_C and CK_D are clock signals, which drive the SDRAMs clock pins in memory array $A, B, C$ and $D$ respectively.

## 7. OUTPUT PROCESSOR

A block diagram of the output processor is shown in Figure 43. The output processor consists of three major functions:

1. Colour difference over-sample
2. Matrix conversion

## 3. Output format

The colour difference over-sample function is necessary for colour matrix conversion and to provide a 4:4:4 output. The colour difference over-sample block also performs colour background insertion and horizontal edge shaping. Horizontal edge shaping is done to eliminate overshoot on edges when the scaled output does not fill the entire output raster. That is, when OUT_HSTART is greater that 0 for left edge shaping and when OUT_HSTOP is less than OUT_HLEN_ACT for right edge shaping. A programmable flat matte colour background is inserted into the output nonlive video. Note that the colour background is inserted prior to the matrix conversion. This means that the downloaded background colour is in the input colour space coordinates.


Fig. 43 Output Processor Block Diagram

The matrix block performs the following operations:

$$
\begin{aligned}
& \text { YMATOUT }=\frac{\mathrm{G} 1 \cdot\left(\mathrm{YMAT}_{I N}-64\right)+\mathrm{G} 2 \cdot \mathrm{CBMAT}_{I N}+\mathrm{G}_{3} \cdot \mathrm{CRMAT}_{\text {IN }}}{1024}+64 \\
& \text { PBMATout }=\frac{{\mathrm{B} 1 \cdot\left(\mathrm{YMAT}_{I N}-64\right)+\mathrm{B} 2 \cdot \mathrm{CBMAT}_{I N}}+\mathrm{B} 3 \cdot \mathrm{CRMAT}_{I N}}{1024}+\text { COFFSET } \\
& \text { PRMATOUT }=\frac{\mathrm{R}_{1} \cdot\left(\mathrm{YMAT}_{I N}-64\right)+\mathrm{R} 2 \cdot \mathrm{CBMAT}_{I N}+\mathrm{BR}^{2} \cdot \mathrm{CRMAT}_{I N}}{1024}+\mathrm{COFFSET}
\end{aligned}
$$

where $\mathrm{YMAT}_{I N}$, CBMAT $_{\mathbb{I N}}$ and $C R M A T_{I N}$ are the inputs to the matrix; YMAT OUT, CBMAT ${ }_{\text {OUT }}$ and CRMAT ${ }_{\text {OUT }}$ are the outputs of the matrix; and G1, G2, G3, B1, B2, B3, R1, R2 and R3 are the matrix coefficients; COFFSE is given by

$$
\text { Coffset }=\left\{\begin{array}{cc}
512 & \text { OUT_MODE }=0 \\
64 & \text { otherwise }
\end{array}\right.
$$

and 1024 is the gain of the matrix.
The matrix coefficients provide +6 dB of range for gain adjustments. The $\mathrm{C}_{\mathrm{b}}$ and $\mathrm{C}_{\mathrm{r}}$ components at the input to the matrix are in 2's complement format. The $B$ and $R$ components at the output of the matrix are unsigned in GBR output mode (OUT_MODE=0) and are offset binary in $\mathrm{YC}_{b} \mathrm{C}_{r}$ output mode (OUT_MODE=1, 2 or 3). The matrix coefficients are completely programmable and are downloaded as described in the Section 3.

The output format block formats the data into one, two or three channels according to the OUT_MODE parameter and inserts the output format TRS. If TRS is enabled, the data is clipped to 4 and 1019 for 10-bits or 1 and 254 for 8 -bits.

## 8. OUTPUT TIMING CONTROL

The output timing and control block determines the output video data timing. This block contains horizontal and vertical counters based on the output format parameters. The output timing is adjusted relative to the reference by using the LINE_ADV and H_POS parameters. The output reference is either the input TRS (if OUT_REF = 0) or the OUT_FRST pin on the GF9320 (if OUT_REF = 1). This provides for internal or external lock capability. The LINE_ADV parameter advances the output video data by LINE_ADV output lines. The H_POS parameter delays the output video data by H_POS samples. The range of H_POS is one output line or OUT_HLEN_TOT samples.

Only limited ranges of input/output timing relationships are available by using the GF9320. In general, there are 2 fields/frames of delay through the GF9320. It is not possible for the GF9320 to have an output timing relationship such that the last active output line occurs after the SDRAM field/frame switch point.

## 9. PACKAGE DIMENSIONS


DOCUMENT IDENTIFICATION
PRELIMINARY DATA SHEET
The product is in a preproduction phase and specifications
are subject to change without notice.

REVISION NOTES:
Removed watermark.

## GENNUM CORPORATION

MAILING ADDRESS
P.O. Box 489, Stn. A, Burlington, Ontario, Canada L7R 3 Y3

Tel. +1 (905) 632-2996 Fax. +1 (905) 632-5946
SHIPPING ADDRESS:
970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5

